Basic Computer Organization and Design

Below is the complete operation that takes place during the instruction:

Fig: Memory-Reference Instructions

Branch and Save Return Address (BSA)

D5T4: M[AR] <— PC, AR <— AR + 1

D5T5: PC <— AR, SC <— 0

For this example:

M[135] <— 21, AR <— 135 + 1 

PC <— 136 

Fig: Register-Reference Instructions

Fig: Input-Output Instructions

<< Instruction Formats and their Execution

Timing and Control Unit >>